



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|--------------------------|-------------|----------------------|---------------------|------------------|
| 10/661,037 | 09/12/2003 | John D. Hyde | IMPJ-0003D1 | 6704 |
| 49684 | 7590 | 06/30/2005 | EXAMINER | |
| THELEN REID & PRIEST LLP | | | SOWARD, IDA M | |
| IMPJ | | | | |
| P.O. BOX 640640 | | | ART UNIT | PAPER NUMBER |
| SAN JOSE, CA 95164-0640 | | | 2822 | |

DATE MAILED: 06/30/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

5m

| | | | |
|------------------------------|--------------------------------------|------------------------------------|--|
| Office Action Summary | Application No. 10/661,037 | Applicant(s) HYDE ET AL. | |
| | Examiner Ida M. Soward | Art Unit 2822 | |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 17 June 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 36-40 and 44-52 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 36,37,39,40,44-49,51 and 52 is/are rejected.
- 7) ☒ Claim(s) 38 and 50 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date <u>6-13-05</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

This Office Action is in response to the Applicants' amendment filed June 17, 2005.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 36-37, 39-40, 44-49 and 51-52 are rejected under 35 U.S.C. 103(a) as being unpatentable over Diorio et al. (5,990,512) in view of Alavi et al. (5,844,300).

In regard to claims 36 and 44-48, Diorio et al. teach a PFET synapse transistor and p-channel floating gate device 32, comprising: a p- doped substrate', a first n- well (left well) and a second n- well (right well) disposed in the substrate; a first p+ doped region disposed in the first n- well (left well) forming a source (left p+ region) and a second p+ doped region disposed in the first n- well (left well) forming a drain (right p+ regional; a channel disposed in the first n-well (left well) between the source (left p+ region) and the drain (right p+ region); a tunneling junction in the second n- well (right well); a layer of gate oxide 50 disposed above the channel, the first n- well (left well) and the second n- well (right well; a polysilicon floating gate 44 disposed above the layer of gate oxide 50; a source contact terminal electrically coupled to the source (left p+

Art Unit: 2822

regional; a drain contact terminal electrically coupled to the drain (right p+ regional; a well contact terminal coupled to the second n- well (right well) (Figures 7A-7B, columns 10-11 , lines 37-67 and 1-30, respectively).

In regard to claim 44 concerning the synapse transistor configured to operate as a current source without gate input using a single polysilicon gate layer, claims directed to apparatus must be distinguished from the prior art in terms of structure rather than function, In re Danly, 263, F.2d 844, 847, 120 USPQ 528, 531 (CCPA 1959). Apparatus claims cover what a device is, not what a device does. Hewlett-Packard Co. v. Bausch & Lomb Inc., 909 F.2d 1464, 1469, 15 USPQ2d 1525, 1528 (Fed. Cir. 1990).

In regard to the preamble of claims 45 and 47, the body of the claims is taught by the applied reference.

In regard to claims 39 and 51, Diorio et al. teach the transistor formed with a single layer of conductive polysilicon 44 (Figures 7A-7B, columns 10-11, lines 37-67 and 1-30 respectively).

However, Diorio et al. fail to teach a third p+ doped region and a fourth p+ doped region disposed in a second well.

In regard to claim 36, Alavi et al. teach a third p+ doped region and a fourth p+ (Figure 3, column 4, lines 40-67).

Since Diorio et al. and Alavi et al. are from the same field of endeavor (PFET transistors), the purpose disclosed by Alavi et al. would have been recognized in the pertinent art of Diorio et al.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the PFET synapse transistor structure as taught by Diorio et al. with the structure having third and fourth p+ doped regions disposed in a second well as taught by Alavi et al. to provide a single polysilicon device (title and col. 1, lines 46-54).

In regard to claims 37 and 49, Alavi et al. teach the third p+ doped region and the fourth doped region disposed in a second well 41 p+ doped region (in n- well 41) shorted together with a conductive layer 60 which forms a bridge over a floating gate (Figure 3, columns 4-5, lines 40-67 and 17-25, respectively).

In regard to claim 40, Alavi et al. teach the transistor fabricated using a CMOS process. Also, note that a "product by process" claim is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); In re Fitzgerald, 205 USPQ 594, 596 (CCPA); In re Marosi et al., 218 USPQ 289 (CAFC); and most recently, In re Thorne et al., 227 USPQ 964 (CAFC, 1985) all of which make it clear that it is the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that, as here, an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that Applicant has burden of proof in such cases as the above case law makes clear. As to the grounds of rejection under section 103, see MPEP § 2113.

In regard to claim 52, Alavi et al. teach fabricating using a standard CMOS process (column 1, lines 46-54).

Allowable Subject Matter

Claims 38 and 50 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

Applicant's arguments with respect to claims 36-37 and 39-40 have been considered but are moot in view of the new motivation.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Allen et al. (6,023,422)

Chung (5,442,209)

Yariv et al. (5,353,382).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ida M. Soward whose telephone number is 571-272-1845. The examiner can normally be reached on Monday - Thursday 6:30am to 5:00pm.


Art Unit: 2822

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

IMS

June 24, 2005


A.U. 2822